

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
12 July 2001 (12.07.2001)

PCT

(10) International Publication Number  
**WO 01/50659 A1**

(51) International Patent Classification<sup>7</sup>: **H04J 13/00**,  
11/00, H04B 7/26, G06F 17/14

(21) International Application Number: PCT/IT00/00530

(22) International Filing Date:  
19 December 2000 (19.12.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
MI99A002747 30 December 1999 (30.12.1999) IT

(71) Applicant (for all designated States except US): **TELIT  
MOBILE TERMINALS S.P.A.** [IT/IT]; Viale Stazione di  
Prosecco, 5/B, I-34010 Sgonico (IT).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **PICCINONNO, Ful-  
vio** [IT/IT]; Via E. Fermi, 3, I-34074 Monfalcone (IT).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,  
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,  
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,  
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,  
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,  
TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,  
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- With international search report.
- Before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments.

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND DEVICE FOR ORTHOGONAL VARIABLE SPREADING FACTOR CODES AND HADAMARD  
MATRICES GENERATION

(57) Abstract: A method for the generation of variable length orthogonal spreading sequences with maximal length  $2^k$  and spreading factor SF or rows of Hadamard matrices of dimension SF, marked by an index  $n'$  of  $k = \log_2 \text{SF}$  bits. In the method the final sequence or row is generated starting from a predefined initial value and repeating partial sub-sequences, as they are or changed in sign depending on the value, 0 or 1 respectively, of each bit of the binary representation of  $n'$ . An apparatus for the generation according to the method is composed by an index shift-register (10) in which the index  $n'$  is loaded and a sequence shift-register (11) in which the final sequence or row is composed. A transfer circuit (13) takes the partial sequence stored in the sequence shift register (11) inverts it or not depending on the output of the index shift-register and uploads the result in the sequence shift-register appending it to the partial sequence generated up to now. The circuit repeats the loading, eventually the inversion and the storing for each bit of the index in the index shift-register, shifting of one position each time the index shift-register until all the bits of  $n'$  have been used.



**WO 01/50659 A1**

**Method and device  
for Orthogonal Variable Spreading Factor  
codes and Hadamard matrices generation.**

5 The present invention relates to an innovative generator for orthogonal variable spreading factor (OVSF) codes or rows of Hadamard matrices for communication systems. The invention relates to an apparatus that apply the method too.

In the spectrum division communication systems, like CDMA systems used in cellular telecommunications, the communications between base stations and mobile stations  
10 are established using the so-called "spreading codes". Substantially, the base station assigns a given number of channels to each mobile station. The distinction between the channels is given by a spreading code, which identify the specific channel. It is known to be necessary to use orthogonal variable spreading factor codes to improve the efficiency of the bandwidth usage. Since different services require different  
15 spreading factors, it is necessary to generate orthogonal variable spreading factor sequences in the physical channels. Since the code generators must be in the mobile stations too, it is important to have simple and not encumbering generators.

The objective of the present invention is to give a method and an apparatus that uses the method for a simple and reliable generation of orthogonal variable spreading  
20 factor codes or rows of Hadamard matrices.

With this objective in mind, we have thought to realise, as described in the invention, an orthogonal variable spreading factor sequences generator with maximal length  $2^k$  and spreading factor SF, or a generator for rows of Hadamard matrices of dimension SF, marked by an index  $n'$  of  $k = \log_2 \text{SF}$  bits. In the method the final sequence or row is  
25 generated starting from a predefined initial value and repeating partial sub-sequences, as they are or changed in sign depending on the value, 0 or 1 respectively, of each bit of the binary representation of  $n'$ .

An apparatus for the generation according to the method has been realised. It is composed by an index shift-register in which the index  $n'$  is loaded and a sequence  
30 shift-register in which the final sequence or row is composed; a transfer circuit that takes the partial sequence stored in the sequence shift register and invert it or not depending on the output of the index shift-register and upload the result in the

sequence shift-register appending it to the partial sequence generated up to now. The circuit repeats the loading, eventually the inversion and the storing for each bit of the index in the index shift-register, shifting of one position each time the index shift-register until all the bits of  $n'$  have been used.

5 To make clear the innovations in this invention and the advantages on the prior art, in the following will be described, with the help of the enclosed pictures, a possible implementation of these principles.

- Figure 1 represents the initial part of a spreading sequence generator tree;
- Figure 2 represents a flowchart that describes the method;
- 10 • Figure 3 represents a block scheme of a generator circuit that applies the method of the invention.

In figure 1 a generator tree is shown. At each level of the tree there are as much codes or branches as the spreading factor SF associated to the level. To each code an index equal to the spreading factor is associated, and in each level the codes are numbered  
15 from 1 to SF. Sometimes they could be numbered from 0 to SF-1. For example, at the level SF=2 there are two branches, the first with the code indicated as  $c_{2,1}$ , the second with a code indicated with  $c_{2,2}$ . The code definition is the following:

- $c_{1,1} = (1)$
- $c_{SF,2k-1} = (c_{\frac{SF}{2},k}, c_{\frac{SF}{2},k})$
- 20 •  $c_{SF,2k} = (c_{\frac{SF}{2},k}, \overline{c_{\frac{SF}{2},k}})$

The codes, except a different enumeration, correspond to the rows of an Hadamard matrix.

The code index is transformed decrementing of one the value  $n$  of the code, so that it will assume values in the range 0..SF-1 (this step is not necessary if the codes are  
25 numbered starting from 0), and it will be binary represented using  $\log_2 SF$  bits. The result of the transformation is denoted with  $n'$ .

For example, the transformation of the index of the sixth code with spreading factor 16, denoted with  $c_{16,6}$ , will be 0101, since decrementing the code number we obtain the value 5, whose binary representation is 101, which has to be expressed with

$\log_2 16 = 4$  bits. Obviously if the codes are numbered from 0 to SF-1 it is not necessary to initially decrement the code number.

If we want to generate a row of an Hadamard matrix of dimension SF, it is enough to number the rows from top to bottom, starting from 0 (first row) and ending with SF-1 (last row), take the binary representation of the number of the desired row and express it with  $\log_2 SF$  bits. Generally speaking, for every permutation (the rows of an Hadamard matrix are identical, except a permutation, to the set of OVSF with spreading factor SF) a modification to the transformation of the code number that takes in account the permutation is all of what is required.

Figure 2 shows, using a flowchart, the generation method of this invention.

For the generation of the sequence the values of SF and  $n$  are received in input. If necessary  $n$  is transformed as previously described, obtaining the binary number  $n' = n-1$  expressed with  $\log_2 SF$  bits:  $n' = bit_{\log_2 SF}, bit_{(\log_2 SF)-1}, \dots, bit_1$ .

We start from the common value  $c_{1,1} = (1)$  and for each bit of  $n'$ , starting from the highest significant bit  $bit_{\log_2 SF}$  with the iteration index  $i = \log_2 SF$  (the less significant bit  $bit_1$  for an Hadamard matrix) for each step the sequence previously generated is repeated as it is if the  $i$ -th bit of the code is equal to 0 or changed in sign if the  $i$ -th bit is equal to 1. The iteration ends when the index  $i$  equals to 0, that means that all the bits of the binary number  $n'$  have been considered.

For the  $i$ -th bit of  $n'$  exactly  $2^{i-1}$  values are generated, for an overall number of elements, including the initial common value, equal to

$$\sum_{i=1.. \log_2 SF} 2^{i-1} + 1 = SF$$

It is now clear how the sequence could be loaded in a shift-register adequately dimensioned (great enough to contain all the requested sequence) and repeated with any more computation.

As an example, in what follows the generation of the code  $c_{16,6}$  is described.

In the initialisation phase the binary version of  $n'$  is calculated, being SF=16 and  $n=6$  it will be  $n'=0101$ .

Step 1: the most significant bit of  $n'$  is 0, so the initial sequence (1) is repeated with the same sign, obtaining

$$C_{seq} = 1, 1.$$

Step 2: the second most significant bit of  $n'$  is 1, so the previously generated sequence is repeated changed in sign, obtaining

$$C_{seq} = 1, 1, -1, -1.$$

- 5 Step 3: the third most significant bit of  $n'$  is equal to 0, so the sequence previously generated is repeated as it is, obtaining

$$C_{seq} = 1, 1, -1, -1, 1, 1, -1, -1.$$

Step 4: the fourth and last bit of  $n'$  is equal to 1, so the sequence generated in the previous steps is repeated changed in sign, obtaining the final sequence of length 16

10 
$$C_{seq} = 1, 1, -1, -1, 1, 1, -1, -1, -1, -1, 1, 1, -1, -1, 1, 1.$$

In figure 3 the block scheme of a circuit that implement the invention method is depicted. The circuit is composed by a first shift-register 10 dimensioned to contain the binary number  $n'$ ; a second shift-register 11 dimensioned to contain the sequence to be generated; a third shift-register 12 dimensioned to contain at least half of the  
 15 sequence to be generated; a block 13 which parallel transfer the first half of the second shift register 11 in the third shift-register 12; a control and temporisation block 14.

The transfer block 13 will change or not the sign of the bits depending on the value assumed by the input command I. This signal is the output of the shift-register 10. If  
 20 the output of the shift-register 10 is equal to 1 the transfer block change the sign of the bits, otherwise leave them as they are.

The control unit 14 receives the values SF and  $n$  that define the sequence to be generated. The control unit calculate the value of  $n'$  and load it in the first shift-register. It initialises the shift-register 11 too. Finally the control unit send a first clock  
 25 impulse to the index shift-register 10, so that the most significant bit of  $n'$  is sent to the block 13, which transfer the sequence since then generated from the sequence shift-register 11 to the temporary shift-register 12, changed in sign or not depending on the value 0 or 1 of this bit. The control unit shifts bit by bit the sequence in the register 12 until this sequence is transferred in the shift-register 11, while the  
 30 sequence here contained is shifted bit by bit too, so that the sequence in 12 is appended to the sequence in 11.

After that the control unit command the index shift-register to give in output the next bit of  $n'$ . The transfer procedure, eventually the inversion and the appending is repeated to obtain in the sequence shift-register 11 the new intermediate sequence and so on until the generation of the sequence is completed. The sequence obtained is sent  
5 out from the sequence shift-register 11 and is available at the output Cseq of the generation apparatus.

It is evident how, with the same circuit, it is possible to generate the rows of an Hadamard matrix, changing the order of the bits of  $n'$  in the index shift-register so that the bits of  $n'$  are used starting from the less significant bit.

10 Now it is clear how we have reached our objectives.

Obviously the preceding description of an instance using the innovative rules of this invention is only an exemplification of these innovative rules and therefore is not a limitation of their applicability. For example if the index  $k$  is numbered from 0 to SF-1 and not from 1 to SF, the input value  $k$  will be given directly in input to the AND  
15 block 15, without any decrement.

To everyone skilled in the art of realise circuits like the one represented in figure 3 is clear from the above description that the same circuit could be realised with a wired logic, or with a microprocessor circuit opportunely programmed, or with an hybrid solution. It is clear that the method saves memory with respect to the standard  
20 generation of the orthogonal codes made recursively using a tree structure and with respect to the standard generation of Hadamard matrices made with a recursive procedure or using the Kronecker product. It is clear too that the desired sequence could be immediately read in output as it is partially generated, without waiting the completion of the generation, which is a great advantage as the length of the sequence  
25 increases.

Finally, the shift-register 12 could be not used if the transfer block 13 may append in the register 11 the new sequence to the partial sequence already in the shift-register 11.

### Claims

1. A method for the generation of variable length orthogonal spreading sequences with maximal length  $2^k$  and spreading factor SF or rows of Hadamard matrices of dimension SF, marked by an index  $n'$  of  $k=\log_2 SF$  bits. In the method the final sequence or row is generated starting from a predefined initial value and repeating partial sub-sequences, as they are or changed in sign depending on the value, 0 or 1 respectively, of each bit of the binary representation of  $n'$ .
2. A method, as set forth in claim 1, wherein the spreading sequence is generated taking sequentially the bits of  $n'$  starting from the most significant bit.
3. A method, as set forth in claim 1, wherein the spreading sequence is generated taking sequentially the bits of  $n'$  starting from the less significant bit.
4. A method, as set forth in claim 1, wherein the sequence starting value is equal to 1.
5. A method, as set forth in claim 1, wherein the index  $n'$ , that is in the range from 0 to SF-1, is obtained starting from an index which assume values in the range from 1 to SF decremented by 1 and, if necessary, extended to a length of k bits.
6. An apparatus for the generation of variable length orthogonal spreading sequences with maximal length  $2^k$  and spreading factor SF or rows of Hadamard matrices of dimension SF, marked by an index  $n'$  of  $k=\log_2 SF$  bits. The apparatus is composed by an index shift-register in which the binary number  $n'$  is loaded; a sequence or row shift-register in which the sequence or row to be generated is constructed; a transfer circuit that takes and eventually change in sign the sequence in the previous shift-register, appending it to the former sequence; a command block that controls the shift-registers and the transfer circuit, repeating the withdrawal, eventually the inversion and the appending for each bit of the

index in the index shift-register, so that each time the contents of the index shift-register is shifted of one position until all the bits of  $n'$  have been used.

- 5 7. An apparatus, as set forth in claims 6, characterised by the fact that the transfer circuit store the result in a temporary shift-register from which the output is taken one bit at the time to be inserted in the sequence shift-register.
8. An apparatus, as set forth in claims 6, characterised by the fact that the control circuit receives in input an index value  $n$  in the range  $1..SF$  and calculate  $n'$  to be  
10 loaded in the index shift-register subtracting 1 from  $n$  and eventually extending it to a  $k$  bit length.
9. An apparatus, as set forth in claims 6, characterised by the fact that the sequence shift-register is initialised with a sequence constituted by a single bit set to 1.






FIG. 1




FIG. 2




FIG. 3

# INTERNATIONAL SEARCH REPORT

In **ational Application No**  
PCT/IT 00/00530

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H04J13/00 H04J11/00 H04B7/26 G06F17/14

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	OKAWA K ET AL: "ORTHOGONAL MULTI-SPREADING FACTOR FORWARD LINK FOR COHERENT DS-CDMA MOBILE RADIO" IEEE INTERNATIONAL CONFERENCE ON UNIVERSAL PERSONAL COMMUNICATIONS, US, NEW YORK, IEEE, vol. CONF. 6, 12 October 1997 (1997-10-12), pages 618-622, XP000777896 ISBN: 0-7803-3777-8 abstract parts 2.2 and 2.3	1-9
X	EP 0 814 581 A (NIPPON TELEGRAPH & TELEPHONE) 29 December 1997 (1997-12-29) abstract column 3, line 51 -column 4, line 54 column 6, line 58 -column 8, line 44	1-9



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*Z\* document member of the same patent family

Date of the actual completion of the international search

8 May 2001

Date of mailing of the international search report

13/06/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Chauvet, C

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IT 00/00530

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0814581 A	29-12-1997	JP 10290211 A	27-10-1998
		CA 2208085 A	19-12-1997
		CN 1171675 A	28-01-1998
		KR 254638 B	01-05-2000
		US 6084884 A	04-07-2000
-----			